This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
flink_example_2 [2019/12/12 21:05] – ursgraf | flink_example_2 [2019/12/17 15:21] (current) – ursgraf | ||
---|---|---|---|
Line 8: | Line 8: | ||
Start as described in [[flink_vhdl|flink VHDL]]. Follow below directions at the specific step. | Start as described in [[flink_vhdl|flink VHDL]]. Follow below directions at the specific step. | ||
- | 2. Under the tab //Boards// select Zybo. [[ https:// | + | 2. Under the tab //Boards// select Zybo [[ https:// |
- | 8. The example shown below uses a pwmDevice, a gpioDevice, and an infoDevice. | + | 8. The example shown below uses a pwmDevice, a gpioDevice, and an infoDevice. \\ |
+ | 10. Set Unique Id of the gpioDevice to 0x00000001, set Unique Id of the pwmDevices to 0x00000002 and the Base Clk to 100000000 (check how your kernel sets the PL clock). \\ | ||
+ | 13. Add a constraints file for the pin mapping. The ZYBO_Master.xdc file can be found [[https:// | ||
+ | < | ||
+ | set_property -dict { PACKAGE_PIN B19 | ||
+ | set_property -dict { PACKAGE_PIN B20 | ||
+ | set_property -dict { PACKAGE_PIN A20 | ||
+ | set_property -dict { PACKAGE_PIN E17 | ||
+ | |||
+ | set_property -dict { PACKAGE_PIN T10 | ||
+ | set_property -dict { PACKAGE_PIN U12 | ||
+ | </ | ||
+ | 14. //Dev Size// for our three subdevices together is 12288. | ||
- | + | Finally, the block diagram should look like: \\ | |
- | - For the gpioDevice set the Unique Id to 0x00000001 by double clicking it. | + | |
- | - In the pwmDevices options set the Unique Id to 0x00000002 and the Base Clk to 50000000. | + | |
- | - In the ZYNQ7 block open the Peripherial I/O Pins tab and activate UART 1. | + | |
- | - For the Pin Mapping add the ZYBO_Master.xdc file under Constraints which can be found [[https:// | + | |
- | - Then uncomment and change line 27 to: // | + | |
- | - Also uncomment and change line 28 to: // | + | |
- | - Then right click on the block design in the sources tab and chose Create HDL Wrapper... | + | |
- | - Finally | + | |
- | + | ||
- | + | ||
- | In the end the block diagram should look like this: \\ | + | |
(Instead of the " | (Instead of the " | ||